IBM revealed vertical FET CMOS logic at a sub-45nm gate pitch on bulk silicon wafers at the IEEE International electron devices meeting in San Francisco this week. IBM’s VTFET with a vertical channel ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results